Skip to content
mbedded.ninja

VHDL

Authors:
Geoffrey Hunter
Geoffrey Hunter
Published On:
May 5, 2013
Last Updated:
May 5, 2013

2-Input AND Gate

entity AND2 is
        port (in1, in2: in std_logic;
            out1: out std_logic);
end AND2;