VHDL

VHDL

Date Published:
Last Modified:

2-Input AND Gate

entity AND2 is
        port (in1, in2: in std_logic;
            out1: out std_logic);
end AND2;

Like this page? Upvote with shurikens!

Tags:

    comments powered by Disqus