PROGRAMMING LANGUAGES

VHDL

Article by:
Date Published:
Last Modified:

Contents

2-Input AND Gate

1
2
3
4

entity AND2 is
        port (in1, in2: in std_logic;
            out1: out std_logic);
end AND2;

Authors

Geoffrey Hunter

Dude making stuff.

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License .

Tags

    comments powered by Disqus