PROGRAMMING LANGUAGES
VHDL
Article by:
Geoffrey Hunter
| Date Published: | |
| Last Modified: |
2-Input AND Gate
entity AND2 is
port (in1, in2: in std_logic;
out1: out std_logic);
end AND2;
Authors
This work is licensed under a Creative Commons Attribution 4.0 International License .