ProgrammingProgramming LanguagesVHDLOn this pageVHDLGeoffrey Huntermbedded.ninja Author2-Input AND Gate entity AND2 is port (in1, in2: in std_logic; out1: out std_logic);end AND2;