VHDL

1
2
3
4

entity AND2 is
        port (in1, in2: in std_logic;
            out1: out std_logic);
end AND2;